

Cover Sheet	1
Block Diagram	2
Clock Distribution	3
Power Delivery Map	4
Power On Sequence	5
Reset Map	6
GPIO/IRQ TABLE	7
CPU	8-13
DDR3:CHA	14-15
DDR3:CHB	16-17
CLOCK GEN	18
PCH	19-27
SATA CONNECTOR	28
USB:FRONT USB HEADER 1/2/3/4	29
PCIE X16 SLOT	30
PCIE X1 SLOT	31
Rear USB connetor	32
HDMI&DVI connector	33
VGA connector	34
LAN:RTL8111E	35
LAN:CONNECTOR WITH USB	36
AUDIO:ALC662	37-38
SIO:ITE8721F-CX	39
SIO:PS2/HW MONITOR	40
SIO:COM	41
FAN	42
SPI	43
ATX/FrontPanel/BUZ	44
POWER SEQUENCE	45
ME POWER	46
POWER:LINEAR POWER REGULATOR	47
POWER:SWITCH POWER REGULATOR	48-49
EMI	50-53

Agassi

DTX

FAB-B

CPU:
Intel Lynnfield/Havendale processors in LGA1156 Package

System Chipset:
PCH(Ibex Peak)


Main Memory:
Dual Channel / DDR-III * 4 (Max 16GB)

On Board Device:
Clock Generator ICS9LRS4105
Super I/O:IT8721F-CX
LAN:RTL8111E
HDA Codec:ALC662
BIOS:SPI Flash ROM(32MX2)

Expansion Slots:
PCI EXPRESS 16X SLOT * 1

PCI EXPRESS 1X SLOT * 1

Board Stack-up
(1080 Prepreg Considerations)



Single End 50ohm Top/Bottom : 4-mil trace target, ±15%

USB2.0	- 90	ohm : 17.5%
SATA	- 90	ohm : 17.5%
PCIE1.1	- 80	ohm : 17.5%
DMI	- 80	ohm : 17.5%
PCIE2.0	- 80	ohm : 17.5%
HDMI	- 95	ohm : 17.5%

Version	Function	SKU	BOM
Fab.A			
Fab.B			


FOXCONN PCEG

Title: **Cover Sheet**


Size: A3 Document Number: **Agassi** Rev: 1.0

Date: Thursday, March 04, 2010 Sheet: 1 of 53

BLOCK DIAGRAM




CLOCK DISTRIBUTION



FOXCONN PCEG

Title			Clock Distribution
Size	Document Number	Agassi	
A3			Rev 1.0
Date:	Thursday, March 04, 2010	Sheet	3 of 53

POWER DELIVERY MAP



POWER ON SEQUENCE

Figure 8-1. G3 w/RTC Loss to S4/S5 Timing Diagram




Figure 8-3. S3/M3 to S0 Timing Diagram




Figure 8-6. DRAMPWRGD Timing Diagram




Figure 8-2. S5 to S0 Timing Diagram






Figure 8-4. S5/Moff - S5/M3 Timing Diagram




RESET MAP



PCH GPIO TABLE	
PIN NAME	FUNCTION
REQ1#/GPIO50	K_PCI_REQ#1(not used) Pull up to 3.3V
GNT1#/GPIO51	Not connect
REQ2#/GPIO52	K_PCI_REQ#2(not used) Pull up to 3.3V
GNT2#/GPIO53	Not connect
REQ3#/GPIO54	K_PCI_REQ#3(not used) Pull up to 3.3V
PIRQ5#/GPIO55	Not connect
PIRQ6#/GPIO56	K_PCI_INT_E#(not used) Pull up to 3.3V
PIRQF#/GPIO57	K_PCI_INT_F#(not used) Pull up to 3.3V
PIRQG#/GPIO58	K_PCI_INT_G#(not used) Pull up to 3.3V
PIRQH#/GPIO59	THERMAL_SHUTDOWN, Pull up to 3.3V
OC0#/GPIO60	U_USB_OC_R_#0
OC1#/GPIO61	U_USB_OC_R_#1
OC2#/GPIO62	U_USB_OC_R_#2
OC3#/GPIO63	U_USB_OC_R_#3
OC4#/GPIO64	U_USB_OC_R_#4
OC5#/GPIO65	U_USB_OC_R_#5
OC6#/GPIO66	U_USB_OC_R_#6
OC7#/GPIO67	U_USB_OC_R_#7
TACH0#/GPIO68	S_PCH_CPU_FAN_TACH
TACH1#/GPIO69	S_PCH_SYS_FAN_TACH1
TACH2#/GPIO70	Pull up to 3.3V
TACH3#/GPIO71	Pull up to 3.3V
SCLOCK#/GPIO72	S_PCH_CONFIG_JUMPER(no used)PULL UP TO 1P05_PCH
SDATAOUT0#/GPIO73	S_CRB_DETECT_GP39(no used) PULL UP TO 1P05_PCH
SDATAOUT1#/GPIO74	S_SV_ADVANCE_GP48(no used) PULL UP TO 1P05_PCH
SLOAD#/GPIO75	S_GP38_MFG_MODE#(no used) PULL UP TO 1P05_PCH
SATA0GP#/GPIO76	S_SATA0GP PULL UP TO 3.3V
SATA1GP#/GPIO77	S_SATA1GP PULL UP TO 3.3V
SATA2GP#/GPIO78	S_CDC_DWN_DISABLE(no used)PULL UP TO 3.3V
SATA3GP#/GPIO79	MCR (not used) Pull up to 3.3V
SATA4GP#/GPIO80	H_SKT_OCC_R_#
SATA5GP#/GPIO81	S_PCH_GP49_PU PULL UP TO 3.3V
LDRQ1#/GPIO82	Not connect
SMBALERT#/GPIO83	S_SMBALERT# PULL UP TO 3.3V_AUX
SML0ALERT#/GPIO84	S_SML0ALERT PULL UP TO 3.3V_AUX
SML1ALERT#/GPIO85	S_SML1ALERT PULL UP TO 3.3V_AUX
SML1CLK#/GPIO86	PULL UP TO 3.3V_AUX
SML1DATA#/GPIO87	PULL UP TO 3.3V_AUX
BMBUSY#/GPIO88	A_FP_AUDIO_PRESENCE#
GPIO89	S_IGC_EN#
SLP_LAN#/GPIO90	SLP_LAN#
SUS_PWR_ACK#/GPIO91	S_SUS_PWR_ACK PULL UP TO 3.3V_AUX
LAN_PHY_PWR_CTRL#/GPIO92	LAN_DISABLE#
GPIO93	O_IO_PME#
GPIO94	S_PCH_GP15 PULL UP TO 3.3V_AUX
PCI_ECLKRQ1#/GPIO95	S_PCH_GP18_PU PULL UP TO 3.3V
PCI_ECLKRQ2#/GPIO96	S_PCH_GP20_PU PULL UP TO 3.3V
MEM_LED#/GPIO97	GPIO_YLW_HDR, Pull up to 3.3V_AUX
PCI_ECLKRQ3#/GPIO98	S_1_WAIT1_CTRL_1, Pull up to 3.3V_AUX
PCI_ECLKRQ4#/GPIO99	S_GP26_44_45_56_PD (no used), Pull up to 3.3V_AUX
GPIO100	S_PCH_GP27 Pull up to 3.3V_AUX
GPIO101	S_PCH_GP28_PU16r_XDP PULL UP TO 3.3V_AUX
ADPRESENT#/GPIO102	S_GP31_PU PULL UP TO 3.3V_AUX
GPIO103	not used (TP162)
GPIO104	S_ME_ENABLE
STP_PCI#/GPIO105	S_GP34_PU PULL UP TO 3.3V
SATA_CLKREQ#/GPIO106	Not used (TP78)
PCI_ECLKRQ5#/GPIO107	S_GP26_44_45_56_PD (no used) Pull up to 3.3V_AUX
PCI_ECLKRQ6#/GPIO108	S_GP26_44_45_56_PD (no used) Pull up to 3.3V_AUX
PCI_ECLKRQ7#/GPIO109	S_GP46_47_PD PULL UP TO 3.3V_AUX
PEG_A_CLKRQ#/GPIO110	S_GP46_47_PD PULL UP TO 3.3V_AUX
PEG_B_CLKRQ#/GPIO111	S_GP26_44_45_56_PD (no used) Pull up to 3.3V_AUX
GPIO112	TPM_PHY_PRESENT(no used) Pull Low
PCI_ECLKRQ0#/GPIO113	SPI_WP_GPIO73 PULL UP TO 3.3_AUX
SUS_ATAT#/GPIO114	RF_KILLJ, Pull up to 3.3V_AUX
SUSCLK#/GPIO115	TP65
SLP_SS#/GPIO116	S_SLP_SS#
GPIO117	S_1_WAIT1_CTRL_2, Pull up to 3.3V_AUX
CLKOUTFLEX0#/GPIO118	TP125
CLKOUTFLEX1#/GPIO119	TP8
CLKOUTFLEX2#/GPIO120	TP7
CLKOUTFLEX3#/GPIO121	TP5


SIO GPIO TABLE	
PIN NAME	FUNCTION
PSON#/GP42	PS_ON#
PANSW/H#/GP43	PWRBTN#_SIO
PWRON#/GP44	S_PWRBTN#
RSMRST#/CIRR/XP55	SIO_RSMRST#
PWROK1/GP13	SIO_PWRGD
PWROK2/GP41	R_GPIO1 Pull up to 3.3VAUX
IRRX/GP46	R_GPIO2 Pull up to 3.3VAUX
VID06/GP17/RI2#	SIO_BEEP
KRST#/GP62	KBRST# Pull up to 3.3V
KDAT/GP61	KBDATA
KCLK/GP60	KBCLK
MDAT/GP57	MSDATA
MCLK/GP56	MSCLK
VIN3/ATXPG	ATX_PWRGD
VID5/GP35	THERMAL_SHUTDOWN

SIO HW MONITOR	
PIN NAME	FUNCTION
VIN0	VIN0_VCCP
VIN1	VIN1_1P1_VTT
VIN2	VIN2_3D3V_SYS
VIN4	VIN4_+12V_SYS
VIN5	VIN5_5V_SYS
VIN6	VIN6_5VSB_SYS
TMPIN1	TMPIN1




FOXCONN PCEG

Title		
GPIO/IRQ/DSEL Table		
Size	Document Number	Rev
A3	Agassi	1.0
Date:	Thursday, March 04, 2010	Sheet 7 of 53



HC1: Defensive min RC delay site
HR2: Divide to VTT

Follow Intel review result
Follow WW04 MOW.
Close to processor.
02/13/09



Follow MOW WW04,2009.
Close to processor.
03/03/09

H VID ISOLATE3	H VID3
H VID ISOLATE2	H VID2
H VID ISOLATE1	H VID1
H VID ISOLATE0	H VID0

H VID ISOLATE7	H VID7
H VID ISOLATE6	H VID6
H VID ISOLATE5	H VID5
H VID ISOLATE4	H VID4


H VID DFGT0	H VID DFGT R 1
H VID DFGT3	H VID DFGT R 4
H VID DFGT2	H VID DFGT R 3
H VID DFGT1	H VID DFGT R 2

H VID DFGT4	H VID DFGT R 5
H VID DFGT5	H VID DFGT R 6
H VID DFGT6	H VID DFGT R 7

03/06/09

03/06/09


Follow 0.8 SCH




CFG	H	L	DESCRIPTION
0	SEE PEG CONFIG TABLE	PEG SEL0	
1	RSVD	PEG SEL1	
2	RSVD	PEG SEL2	
3	NORM		
4	DISABLE	REVERSAL	PEG LANE REVERSAL
5	RSVD	ENABLE	DF PRESENCE
6	RSVD		
7	RSVD		ENGINEERING EXPERIMENT
15	RSVD		

CFG[0..5] HAVE INTERNAL PULL-UP


SEL2	SEL1	SEL0	PCIE CONFIG
1	1	1	1X16
1	1	0	2X8



DEFENSIVE PULL UP SITES
follow CRB 1.1 FAB B




DEFENSIVE PULL UP SITES
follow CRB 1.1 FAB B




MISC


5/10



DEFENSIVE PULL UP SITES
follow CRB 1.1 FAB B




DEFENSIVE PULL UP SITES
follow CRB 1.1 FAB B




MISC


5/10



DEFENSIVE PULL UP SITES
follow CRB 1.1 FAB B



DEFENSIVE PULL UP SITES
follow CRB 1.1 FAB B




MISC

5/10



DEFENSIVE PULL UP SITES
follow CRB 1.1 FAB B




DEFENSIVE PULL UP SITES
follow CRB 1.1 FAB B




Title		CPU-1:MISC	
Size	A3	Document Number	Agassi
Date:	Thursday, March 04, 2010	Sheet	8 of 53

30 X_EXP_A_RX_DP[15..0] >> X_EXP_A_RX_DP[15..0]
30 X_EXP_A_RX_DN[15..0] >> X_EXP_A_RX_DN[15..0]


X_EXP_A_TX_DP[15..0] >> X_EXP_A_TX_DP[15..0] 30
X_EXP_A_TX_DN[15..0] >> X_EXP_A_TX_DN[15..0] 30




20 H_DMI_RX_DP0
20 H_DMI_RX_DN0
20 H_DMI_RX_DP1
20 H_DMI_RX_DN1
20 H_DMI_RX_DP2
20 H_DMI_RX_DN2
20 H_DMI_RX_DP3
20 H_DMI_RX_DN3





HU1C





PEG



DM1












FOXCONN PCEG





Title CPU-3:DDR3_CHA		
Size A3	Document Number Agassi	Rev 1.0
Date: Thursday, March 04, 2010	Sheet 10	of 53





FOXCONN PCEG

Title			CPU-4:DDR3_CHB
Size	Document Number		Agassi
A3			Rev 1.0
Date:	Thursday, March 04, 2010		Sheet 11 of 53










FOXCONN PCEG


Title: **DDR3-2:CHA_2**

Size A3: Document Number **Agassi**

Date: Thursday, March 04, 2010 Sheet 15 of 53

Rev 1.0






FOXCONN PCEG




Title: **DDR3-4:CHB_2**

Size A3 Document Number **Agassi**

Date: Thursday, March 04, 2010 Sheet 17 of 53



FREQ	BSEL0	BSEL1
100	1	1
133	1	0


$$C_e = 2 \cdot 20 \text{ pF} - 7 \text{ pF} = 40 \text{ pF} - 7 \text{ pF} = 33 \text{ pF}$$


FOXCONN PCEG



Title	CLOCK GEN
-------	------------------

Size A3	Document Number Agassi
------------	----------------------------------

Rev	1.0
-----	-----

Date: Thursday, March 04, 2010

Sheet 18 of 53




THERMAL_SHUTDOWN need to be GPIO0~15 of IBEX PEAK



FOXCONN PCEG


Title		PCH-1:PCI	
Size	A3	Document Number	Agassi
Date:	Thursday, March 04, 2010	Sheet	19 of 53
Rev	1.0		




H55 chipset not support USB port6 and 7
H57 support

H55 only support 6 lanes(lane 7 and lane 8 not support)
H57 support 8lanes







SU1E			
S_NVR_ALE	J34	NV_ALE	NV_DQ0 / NV_IO0
S_NVR_CLE	L35	NV_CLE	NV_DQ1 / NV_IO1
	X M32	NV_RB#	NV_DQ2 / NV_IO2
	X J36	NV_RE#_WRB0	NV_DQ3 / NV_IO3
	X J35	NV_RE#_WRB1	NV_DQ4 / NV_IO4
	X M31	NV_WE#_CK0	NV_DQ5 / NV_IO5
	X F38	NV_WE#_CK1	NV_DQ6 / NV_IO6
		NV_DQ7 / NV_IO7	
		NV_DQ8 / NV_IO8	
		NV_DQ9 / NV_IO9	
		NV_DQ10 / NV_IO10	
		NV_DQ11 / NV_IO11	
		NV_DQ12 / NV_IO12	
		NV_DQ13 / NV_IO13	
		NV_DQ14 / NV_IO14	
		NV_DQ15 / NV_IO15	
		NV_CE#0	
		NV_CE#1	
		NV_CE#2	
		NV_CE#3	
		NV_DQS0	
		NV_DQS1	
		NV_RCOMP	

NVRAM

5/12

IBEX PEAK

SU1G

FDI_RXN0	K30	H_FDI_TX_DN0	9
FDI_RXP0	J30	H_FDI_TX_DP0	9
FDI_RXN1	H30	H_FDI_TX_DN1	9
FDI_RXP1	G30	H_FDI_TX_DP1	9
FDI_RXN2	D31	H_FDI_TX_DN2	9
FDI_RXP2	F31	H_FDI_TX_DP2	9
FDI_RXN3	G31	H_FDI_TX_DN3	9
FDI_RXP3	K31	H_FDI_TX_DP3	9
FDI_RXN4	J31	H_FDI_TX_DN4	9
FDI_RXP4	C30	H_FDI_TX_DP4	9
FDI_RXN5	B31	H_FDI_TX_DN5	9
FDI_RXP5	A33	H_FDI_TX_DP5	9
FDI_RXN6	B32	H_FDI_TX_DN6	9
FDI_RXP6	C33	H_FDI_TX_DP6	9
FDI_RXN7	B34	H_FDI_TX_DN7	9
FDI_RXP7		H_FDI_TX_DP7	9
FDI_FSYNC0	F34	H_FDI_FSYNC0	9
FDI_LSYNC0	C35	H_FDI_LSYNC0	9
FDI_FSYNC1	E36	H_FDI_FSYNC1	9
FDI_LSYNC1	D35	H_FDI_LSYNC1	9
FDI_INT	B36	H_FDI_INT	9

FDILINK

7/12

IBEX PEAK




FOXCONN PCEG








Title			PCH-5:NVRAM/FDI
Size	Document Number	Agassi	
A3			Rev 1.0
Date:	Thursday, March 04, 2010	Sheet 23 of 53	

33 DDPC_HPD

DDPC_HPD





SUIF



NON-Graphic sku : Change to 0 ohm

R415,R425 changed from 33ohm to 16ohm for VGA on 0826



Stuff them in all sku

PORT C : HDMI

33 DDPC_HDMI_0_DP
33 DDPC_HDMI_0_DN
33 DDPC_HDMI_1_DP
33 DDPC_HDMI_1_DN
33 DDPC_HDMI_2_DP
33 DDPC_HDMI_2_DN
33 DDPC_HDMI_3_DP
33 DDPC_HDMI_3_DN

DISPLAY

DDPC_CTRLCLK
DDPC_CTRLDATA
DDPD_CTRLCLK
DDPD_CTRLDATA
SDVO_INTN
SDVO_INTN
SDVO_STALLP
SDVO_STALLN
SDVO_CTRLCLK
SDVO_CTRLDATA
SDVO_TVCLKINP
SDVO_TVCLKINN

6/12

IBEX PEAK

FOXCONN®

FOXCONN PCEG


Title
PCH-6:DISPLAYSize
A3 Document Number

Agassi

Rev
1.0


Date: Thursday, March 04, 2010


Sheet 24 of 53




FOXCONN PCEG

Title		PCH-7:CLOCK	
Size	A3	Document Number	Agassi
Date:	Thursday, March 04, 2010	Sheet	25 of 53
Rev	1.0		






BLUE




FOXCONN PCEG

Title			SATA CONNECTOR
Size	Document Number	Agassi	
A3			Rev 1.0
Date:	Thursday, March 04, 2010	Sheet 28 of 53	


FRONT USB HEADER #2



FRONT USB HEADER #1




FRONT USB HEADER #3




For Card Reader, Color is Yellow



FRONT USB HEADER #4




FRONT USB POWER




F-USB OC






FOXCONN PCEG

Title		
USB:FRONT USB HEADER 1/2/3/4		
Size	Document Number	Rev
A3	Agassi	1.0
Date:	Thursday, March 04, 2010	Sheet 29 of 53










FOXCONN®

FOXCONN PCEG


Title		PCIE X1 SLOT 1/2	
Size	A3	Document Number	Agassi
Date:	Thursday, March 04, 2010	Sheet	31 of 53
Rev	1.0		

Rear USB connector X2


Change U18 and U17 from 90 to 120ohm for EMI-060926



ADD for SI -0901



Rear USB OC




FOXCONN




FOXCONN PCEG

Title		
eSATA_USB CONN		
Size	Document Number	Rev
A3	Agassi	1.0
Date:	Thursday, March 04, 2010	Sheet 32 of 53






HDMI Level shift



R53 Change from 4990hm to 4530hm on 103009




HDMI Connector

**FOXCONN PCEG**


Title			
HDMI connector			
Size	Document Number		Rev
C		<i>Agassi</i>	1.0
Date: Thursday, March 04, 2010		Sheet	33 of 53

RGB routing
 1. Match the trace lengths within CRT_RED, CRT_GREEN and CRT_BLUE to 200 mils (0.508 cm).
 2. Match the trace lengths of CRT SYNC signals with CRT DAC signals to 200 mils (0.508 cm).
 3. All length matching is based on Ibex Peak die-pad to CRT connector routing length and thus includes package length compensation.


ESD diodes are required for each CRT DAC output. The diodes should connect between the 3.3-V power plane (from the regulator) and ground. These diodes should have a low C rating (≤ 5 pF max) and a small leakage current (~ 10 nA at 120°C). The diodes should be placed to keep the inductance of the 3.3-V power rail connection as low as possible. These diodes should be placed between the analog switch and the VGA connector, preferably near the respective VGA connector. In addition, one decoupling capacitor, $C1 = 0.1$ μF , should be placed in close proximity and across the ESD diodes to reduce noise on the 3.3-V rail.



Changed for VGA on 0826




VGA Connector



FOXCONN






FOXCONN PCEG

File			
VGA connector			
Size	Document Number	Rev	1.0
C	Agassi		
Date:	Thursday, March 04, 2010	Sheet	34 of 53




R767 value should be 2.49K (1%) for all application.


CLKREOB R344 10K +/-5%
LANWAKES R351 10K +/-5%
10K ohm close to Host side






LAN + 2USB CONNECTOR



L27 changed from 90ohm to 120ohm for EMI-0909




L28 changed from 90ohm to 120ohm for EMI-0909



LAN CONN

OFF = LINK 10 Mbps
GREEN = LINK 100 Mbps
YELLOW = LINK 1000 Mbps




ACTIVE LED
GREEN = LINK UP
BLINKING = TX/RX ACTIVITY



FOXCONN PCEG

Title		LAN-2:CONNECTOR WITH USB
Size	Document Number	Agassi
A3		Rev 1.0
Date:	Thursday, March 04, 2010	Sheet 36 of 53

1



1



1


[illegible]

IT8720 Power On Strapping Options



Symbol	value	Description
JP1 (pin 38)	Flashseg1_EN	1 Disable
		0 Flash I/F Address Segment1 is enable
JP3 Pin 124	Flashseg1_EN	1 Disabled.
		0 Flash I/F Address Segment 1 is enabled
JP4 Pin 126	K8PWR_EN	1 K8 power sequence function is disabled
		0 K8 power sequence function is enabled
JP3 & JP5 Pin 124 & 46	FAN_CTL_SEL	11 The default value of EC Index 15h/16h/17h is 40h
		10 The default value of EC Index 15h/16h/17h is 7Fh(Fan off)
		01 The default value of EC Index 15h/16h/17h is 00h(Fan full speed)
		00 The default value of EC Index 15h/16h/17h is 20h
JP5 Pin46	WDT_EN	1 Disable WDT to rest PWROK
		0 Enable WDT to rest PWROK
JP2/JP6 Pin122/Pin29	SVID_EN	11 Disable VID/SVID out pins
		01 For Intel Platform Enable VID00-VID07 output pins.
		10 For AMD Platform(always serial output) Enable SVD (Pin3)/SVC (Pin31) output pins
		00 For AMD Platform(Serial-IN/Serial-Out and Parallel-IN/Parallel-Out It is selected by CPU

Follow ITE:
R683 changed from 2.2K to 4.7K
Pull changed from 3D3V_SYS to 3D3V_AUX on 0929


Follow ITE:
R633 changed from 10K to 4.7K
Pull changed from 5V_SYS to 3D3V_SYS on 0929




















If without use these pins, Please pull-up to VCC.
Don't let it floating
1.Pin 30:RESETCON#
2.Pin 95:VIN3/ATXPG
3.Pin 71:SUSB#
4..Power On Strapping Options pin



R632 changed from 1K to 10K for EUP on 0929



Follow ITE:
R648 Pull up changed
from 3D3V_AUX to 3D3V_SYS on 0929




Title: SIO-1:ITE8720

Size A3 Document Number: Agassi


Date: Thursday, March 04, 2010 Sheet 39 of 53

L13,L14,L15.L16 change from 80ohm to 120ohm on 11052003

Add for EMI on 0929




Temperature Monitor: Detect system temperature





Voltage Monitor Detect:Vcore/+12V/+5V_SYS/+3.3V_SYS/1P1_VTT/5VSB


All parts close to SIO







Follow ITE:
R511,R517 changed from 10Kohm to 1Kohm






R479 need to chang to 7.2K ohm for FAB-C






39 ERR# ERR#
39 PACKJ PACKJ
39 PBUSY PBUSY
39 PE PE
39 PSLCT PSLCT




Serial Port




Serial Port





H55,H57 and Q57 SPI ROM size need 8MB for ME6.0 FW




U26 Flash ME
U28 Flash System BIOS




need to change to 64M SPI ROM




ATX POWER CONNECTOR



BUZZER




FRONT PANNEL



Front Panel Switch/LED

HD_LED+	1	2	Power
HD_LED-	3	4	Power LED (Blue)
GND	5	6	Power button
Reset button	7	8	GND
RSV	9	10	Key
NC	11	12	IND-LED-P (LAN-LED-P)
NC	13	14	IND-LED-N (LAN-LED-N)

Add for EMI-0930




PWRLED (Single Color)	S0	S3	S4/S5
StorageLED (Single Color)	Access: ON	Blinking OFF	OFF OFF
LAN_LED (Single Color)	Access: Blinking OFF	OFF OFF	OFF OFF



FOXCONN PCEG


RSMRST

The delay of RSMRST from SIO
60ms
01/05/09




Ibex Peak SPEC:
VccSUS active to RSMRST# inactive.
T201>10ms.
RSMRST# falling edge must transition
to 0.8 V or less before VccSus3_3
drops to 2.85V.
01/05/09


PCI_E1_1X2 RESET



GFX VR ENABLE DEFENSIVE



VR_READY DEFENSIVE (PCH POWEROK)




FOXCONN

FOXCONN PCEG

Title		
POWER SEQUENCE		
Size A3	Document Number	Rev 1.0
Date:	Thursday, March 04, 2010	Sheet 45 of 53

POWER-GOOD 3V





Ibex Peak SPEC:
VccCORE stable to PWROK active
T201>99ms
ATX_PWRGD active to PWROK active
T>100ms
01/05/09

The delay of PWRGD from SIO
300ms-600ms, 150ms-300ms, No delay
01/05/09

V_1P05_ME


For Non-M3 support directly unstuff



- For Non-M3 support with third-party LAN:
- 1.delete V_1P05_ME power,directly connect it to V_1P05_PCH
 - 2.directly connect 3D3V_SYS to V_3P3_EPW
 - 3.VCCLAN directly connect to GND
 - 4.LAN_RST# connect to GND through restor
 - 5.MEPWRGD connect to PWRGD_3V

V_3P3_EPW(FOR PCH ME)

For Non-M3 support, directly connect 3D3V_SYS to V_3P3_EPW
DEFENSIVE DESIGN: 3.3V EPW SUPPLY CONTROL
03/04/09




PQ1:
TP CRB is FDN340P
01/08/09
DEFENSIVE FOR A0 IBX
NEVER STUFF BOTH R50 AND Q74
03/04/09




FOXCONN PCEG

Title		ME POWER
Size	Document Number	Agassi
A3		Rev 1.0
Date:	Thursday, March 04, 2010	Sheet 46 of 53


BACKFEED CUT




LATCHED BACKFEED CUT



V_3P3_PCIVAU(FOR PCI/PCIE SLOT)




LAN POWER




LAN power control table

V_3P3_LAN Status	BACKFEED_CUT#	L1_SLP_LAN#
S0/S1	0	1
S3/S4/S5	1	0
G3	0	0

3D3V_AUX



SMB ISOLATE



3D3V_AUX

700ut=1.25Vx(1+R482/R483)+55uAxR482

FOXCONN[®]


FOXCONN PCEG

Title POWER-1:LINEAR POWER-1



Size A3 Document Number Agassi

Date: Thursday, March 04, 2010 Sheet 47 of 53


1.50V/25A I_{max}




1A TDC



VAXG(1.1V)



VCCP



FOXCONN PCEG

Title
POWER-6:VCCP

Size
A2










Document Number

Agassi


Rev
1.0

Date: Thursday, March 04, 2010


Sheet 52 of 5




Stitch for DMI reference plane





Stitch for 96M clock reference plane



Stitch for LAN PCIE/Clock difference reference plane



Stitch for PCICLK



FOXCONN PCEG

Title		EMI
Size	Document Number	Agassi
A3		Rev 1.0
Date:	Thursday, March 04, 2010	Sheet 53 of 53